Relevance of post-silicon emulation for code validation

JAIF 2021

Lionel Rivière, Aurélien Vasselle, Guillaume VINET





Introduction


Target Attacks on the real target Target emulation Attacks on the emulated target Real Life & Emulation results comparison Conclusion




Who am I?

- Senior security analyst in embedded devices security
- 15 years assessing the security of
 - smart cards (banking applications, electronic passports, Integrated Circuit),
 - point-of-sale (POS),
 - $\circ \quad \text{Mobile Application.}$
- Areas of expertise:
 - Reverse engineering of Android applications
 - Code emulation
 - White-Box Cryptography (WBC),
 - Perform security analysis/trainings.


How to validate your code?



How to validate your code?



How to validate your code?



6


Introduction

Target

Attacks on the real target Target emulation Attacks on the emulated target Real Life & Emulation results comparison Conclusion



Target



Hardware target



Software target

System on a Chip (SoC):

- 4 cores Cortex-A53 (up to 1.8GHz per core)
- 1x Cortex-M4 core up to 400MHz
- 1 GPU (2D/3D)
- Lithography: 14 nm Usage:
 - Automotive (Engine Control Unit),
 - Smart Home (Set Top Boxes),
 - Energy gateway

Bare-metal Operating System:

- Based on customized U-boot bootloader
- 1 core Cortex-A53
- UART shell with test commands
- Triggers with GPIO
- Naïve AES-128 algorithm

Introduction

Target **Attacks on the real target**

Target emulation Attacks on the emulated target Real Life & Emulation results comparison Conclusion



Attack on the real target





With test code:


- ARM 64 registers x0 to x30 sensitivity area identified
- Bit flip fault model confirmed

670,740 faults (in ~ 3 days)



- 77.8% : no effect
- 17.57% : mutism
- 4.44% : faulty outputs
- 29,792 faulty outputs (14778









Attack on the real target



LASER Fault Injection



With test code:

- ARM 64 registers x0 to x30 sensitivity area identified
- Bit flip fault model confirmed



Electro-Magnetic Fault Injection



With test code:

- No registers sensitivity area identified
- No fault model confirmed

670,740 faults (in ~ 3 days)



- 77.8% : no effect
- 17.57% : mutism
- 4.44% : faulty outputs





406,824 faults (in ~ 1 day 18 hours)

- 95.13% : no effect
- 3.89% : mutism
- 0.18% : faulty outputs

29,792 faulty outputs (14778



















Attacks on the real target

Freeze-and-wake-up fault model with Electro-Magnetic Attacks



Introduction Target Attacks on the real target **Target emulation** Attacks on the emulated target Real Life & Emulation results comparison Conclusion



Target emulation

esFirmware: overview

Supported architecture:

- i386, x86-64,
- ARM 32 & 64 bits (ARMv7, ARMv8)

What to attack?

- registers

How to attack?


- Fault model: Bit flip, set/reset ...

When to attack?

- Instruction number
- Pattern detector


Where to attack?

- PC registers
- Instruction type




Target emulation

esFirmware: emulation mode



Target emulation

AES-128 Tracing




AES-128 Program Counter Register Trace (786366 instructions)

Introduction Target Attacks on the real target Target emulation **Attacks on the emulated target** Real Life & Emulation results comparison Conclusion



Attacks on the emulated target

Avoiding ineffective faults



Attacks on the emulated target

Results

LASER Fault Simulation

Targets:

- 15 registers targeted
- Bit flip fault model:
 - from bit 0 to 31

28,225,017 faults: - 512 runs in ~17h with 32 cores*



Results:

- 27.2% : no effect
- 0.2% : mutism
- 72.6% : faulty outputs



- 20,501,100 faulty outputs (58,939 different)
- Key found!

* Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz (28 physical cores - 56 logical cores)

Attacks on the emulated target

Results

LASER Fault Simulation

Targets:

- 15 registers targeted

Bit flip fault model:

- from bit 0 to 31




28,225,017 faults: - 512 runs in ~17h with 32 cores*



Results:

- 27.2% : no effect
- 0.2% : mutism
- 72.6% : faulty outputs







Targets:

2

15 registers targeted

Electro-Magnetic

Freeze-and-wake-up fault model:

- Freeze mask: 0xFF, 0xFFFF, 0xFFFFFF, 0xFFFFFFF, 0xFFFFFFFF
- Persistence of effect: 1 to 9 instructions
- Focus on two last rounds

10,034,476 faults:

- 540 runs in ~4h with 32 cores*

Results:

- 67.35% : no effect
- 0.08% : mutism
- 32.57% : faulty outputs



- 20,501,100 faulty outputs (58,939 different)
- Key found!

* Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz (28 physical cores - 56 logical cores)

- 3,268,395 faulty outputs (16,357 different)
- Key found!








© eShard 2021

Introduction Target Attacks on the real target Target emulation Attacks on the emulated target **Real Life & Emulation results comparison** Conclusion



Real Life & Emulation result comparison

Results




Successful fault model validation with test code is a significant asset

Real Life & Emulation result comparison

Results - Fault localization

LASER Real attack



23

⊌ conaru ∠u21

LASER Simulation

Introduction Target Attacks on the real target Target emulation Attacks on the emulated target Real Life & Emulation results comparison **Conclusion**





Disturbance of a naïve AES-128 on a SoC with fault injection:

- LASER: success
- Electro-magnetic: success

Simulation of this code with esFirmware:

- Validation platform: ELF/SoC/Piece of binary
- Simulated attacks:
 - \circ $\;$ LASER: success with 95.8% faulty output recovered
 - \circ $\;$ EM: less successful with 44.1 % $\;$
- Fault model validation is a key point



ANY QUESTION ?

